Cadence 技巧杂谈-巧用lib功能
I frequently execute extensive simulations for the same circuit, encompassing DC analysis, loop gain calculations, and transient analysis amidst other configurations, such as incorporating Chopper circuits. This task results in a significant challenge due to the necessity to construct a plethora of Analysis and Design Environment (ADE) states. My company utilizes an interface similar to 'ocean' that necessitates a distinct state for each simulation scenario, such as PointtoPoint Variation (PVT) or Monte Carlo simulations.
To illustrate the process in the ADE GUI, we proceed as follows:
1\. Initial simulation setup.
2\. Modifying simulation parameters: Construct a configuration file accommodating the desired changes.
3\. Incorporate this file into your library assets.
4\. Select the appropriate conditions and initiate the simulations.
Given that ADE displays a simulation duration of 20ns in its GUI, while the output waveforms extend up to 30ns, due to a 30ns setting in your library.
Ensure to disable the ADE GUI's corresponding checkbox.
Test this approach; it enables the execution of numerous varied simulation conditions utilizing the same ADE state, merely by selecting differing library files. Alternatively, you can craft a file controlling these libraries.
Spectre can be executed with command line instructions, bypassing the GUI.
Additionally, I attempted the utilization of the "lib" functionality for nesting, specifically by embedding model files within a main library (the aforementioned textual document) to ascertain feasibility, which it indeed confirmed.
Technological corner file inclusion also proved feasible. By altering the "fast" and "nom" keywords in your tech file, noticeable differences in outcomes resulted, demonstrating the creation of a single file encompassing all desired verification conditions. It's essential to record the created instance name.
In summary, optimizing ADE state creation and management through custom configuration files, commandbased executions, and strategic library nesting significantly streamlines the simulation workflow for complex circuit analyses.